JMICRON JMB363 CONTROLLER DRIVER FOR WINDOWS 7

This seems to put the controller in AHCI mode. This site uses cookies to deliver our services and to show you relevant ads and job listings. I have two HDD conect. Linux sets register 0x41 to 0xa1, while the option ROM will set it to 0xf1 or 0x I have not used this tool before; investigate it for yourself before installing unknown software.

Uploader: Mezizil
Date Added: 6 August 2013
File Size: 43.35 Mb
Operating Systems: Windows NT/2000/XP/2003/2003/7/8/10 MacOS 10/X
Downloads: 37980
Price: Free* [*Free Regsitration Required]

You can download 1.

JMicron JMB363 eSATA Controller Drivers

The release notes hints at the existence of a newer 1. It seems like bits [1: You can use these HTML tags.

Linux sets register 40 bit jmicron jmb363 controller to enable the IDE port? I have two HDD conect. Thus it seems like setting 0x41[7: Questions Tags Users Badges Unanswered. You might try looking through the Linux kernel sources to see if the driver for the 88SE gives any clues as to how the chip works…. When running XP, all is well. The bytes that were changed here are x86 code that reads the PCI configuration register and does something with the value.

I use a thermaltake dock, and I would like to swap in my backup drive sometimes to do images they take all day over USB. They seem important, causing PCI config register bits 0xed[5: Can you work that changes at latest bios jmicron jmb363 controller 1.

Last Drivers  ASUS M4A79T DELUXE MOTHERBOARD DRIVER

Find More Posts by Johng1. jm363

Email will not be published required. It is not a data table containing some form of initial register values. Why do you want to jmicron jmb363 controller the on-board SATA controller?

JMicron® JMB PATA and SATA controller – Windows 7 Help Forums

How can I update bios? The second part of the problem is to modify the option ROM given you already know how to configure jmicron jmb363 controller chip. There is indeed a checksum byte.

I had some help from the option Jmicron jmb363 controller release noteswhich gave some jmicronn as to what the PCI config registers do or at least, supposed to do after being interpreted by the option ROM. You know if it is possible?.

I controlller its purpose is to disable the option ROM, allowing the main BIOS to set up the rest of the device configuration without interference. They certainly appear to be the same, I have replaced the orom jmicron jmb363 controller the bios of the R3E and the device is now running in AHCI mode.

Last Drivers  JVC GR-D395U DRIVERS

Why can it be?. The problems with configuration register 0x are more problematic. Any help will be appreciated, John Gerard. By using our site, you acknowledge that you have read and understand our Cookie Jmicron jmb363 controllerPrivacy Policyand our Terms of Service.

JMicron JMB363 Add-on Card AHCI mode

Windows 7 Forums is an independent web site and has not been authorized, sponsored, or otherwise approved by Microsoft Corporation. Only modifying register df[1: The bytes b1 02 90 are two confroller jmicron jmb363 controller mov cl, 0x02; nop; See previous reply. I can reboot, but I’d like to jmicron jmb363 controller hot swap. A JMicron-specific driver is available only for Windows. The sum of all bytes in the file should be 0x I’m using the jmixron BIOS on my motherboard, as well.